Afficher la notice abrégée
dc.contributor.author |
GOUNI SLIMANE |
|
dc.date.accessioned |
2018-11-13T14:41:37Z |
|
dc.date.available |
2018-11-13T14:41:37Z |
|
dc.date.issued |
2014-06-12 |
|
dc.identifier.uri |
http://e-biblio.univ-mosta.dz/handle/123456789/1471 |
|
dc.description.abstract |
In the past few decades has narrowed the scope of the minimum size of a transistor according to Moore's Law. But now further downsizing of a MOSFET is facing challenges such as SCE (short channel effects), the gate insulator tunnel. To overcome these challenges and FinFET, which is a type of device mitigate, is a promising device structure. FinFET technology and has the caliber to continue Moore's Law. FinFET and began to replace the MOSFETs traditional. Consists of our work in visualization and simulation of the characteristics of the transistor FinFET and nanometric to double the network level by means of the program of digital simulation of the process and devices Silvaco-TCAD, we can then by means of the same program, different technological parameters of our being, and thus to study the effect of these changes on the electrical characteristics of our DG- NFinFET |
en_US |
dc.language.iso |
fr |
en_US |
dc.subject |
short channel transistors, multi-grid, DG-planar nFinFET, SILVACO-TCAD |
en_US |
dc.title |
MODELISATION D’UN FINFET DE TYPE N PAR TCAD_SILVACO |
en_US |
dc.type |
Thesis |
en_US |
Fichier(s) constituant ce document
Ce document figure dans la(les) collection(s) suivante(s)
Afficher la notice abrégée